

Title: JP2002298574A2: DRAM, AND REFRESHING METHOD FOR DRAM

Derwent Title: Memory e.g. dynamic random access memory includes execution circuit which refreshes memory cells of addressed row address in response to direction of execution of refresh [Derwent Record]

Country: JP Japan
Kind: A2 Document Laid open to Public inspection

Inventor: SUNANAGA TOSHIO;
WATANABE SHINPEI;

Assignee: INTERNATL BUSINESS MACH CORP <IBM>
News, Profiles, Stocks and More about this company

Published / Filed: 2002-10-11 / 2001-03-29

Application Number: JP2001000095399

IPC Codes: Advanced: G11C 11/406;
Core: more...
IPC-7: G11C 11/403;

Priority Number: 2001-03-29 JP2001000095399

Abstract:

PROBLEM TO BE SOLVED: To provide a DRAM and a refreshing method performing successively normal access and refreshing in one operation cycle of a SRAM.

SOLUTION: A DRAM 10 comprises an execution instruction means instructing execution of refreshing, an address specifying means specifying a row address of a memory cell to be refreshed, and an execution means refreshing a memory cell of a row address specified by the address specifying means when execution of refreshing is instructed from the execution instruction means.

COPYRIGHT: (C)2002,JPO

View Image

1 page

BEST AVAILABLE COPY